Abstract: Aiming at the reduction of the influence of the dead time setting on power level and efficiency of the inverter of double-sided LCC resonant wireless power transfer (WPT) system, a dead time soft switching optimization method for metal-oxide-semiconductor field-effect transistor (MOSFET) is proposed. At first, the mathematic description of double-sided LCC resonant wireless charging system is established, and the operating mode is analyzed as well, deducing the quantitative characteristic that the secondary side compensation capacitor C 2 can be adjusted to ensure that the circuit is inductive. A dead time optimization design method is proposed, contributing to achieving zero-voltage switching (ZVS) of the inverter, which is closely related to the performance of the WPT system. In the end, a prototype is built. The experimental results verify that dead time calculated by this optimized method can ensure the soft switching of the inverter MOSFET and promote the power and efficiency of the WPT.
high, the MOSFET will be damaged. Therefore, it is required that a pair of the MOSFETs be switched on until another pair of MOSFETs are completely switched off, which means there should be dead-time between the drive signals.
Therefore, to improve the efficiency of the WPT system, it is necessary to adopt an optimal dead-time. Most previous work on the dead-time focused on the buck or boost circuit [9] , all of which are required to sample the load current or voltage, increasing the complexity of control. Other work [10] has analyzed the relation between the optimal dead-time and turn-off related switching parameter, but it did not focus on the resonant compensation network. In [8] , the double-sided LCC resonant compensation network and its tuning method was proposed, which realizes unity power factor at both the input and output. Moreover, tuning the secondary series capacitor C 2 provides the zero-voltage switching (ZVS) condition for the MOSFET of the inverter, however, the paper did not propose a specific dead-time design method. Therefore, in this paper, a dead-time design method is proposed, by tuning the secondary series capacitor C 2 to ensure the circuit is inductive. Considering the parasitic capacitor of the MOSFET, it is crucial to adopt the optimal dead-time to improve the power and efficiency of the WPT system. An inappropriate dead-time will lead to damage of MOSFETs.
In this paper, the dead-time optimization method of ZVS is studied in the double-sided LCC resonant compensation network. The mathematical equivalent model of the double-sided LCC resonant compensation network is established, and the relation between the equivalent impedance phase of the primary side and the incremental capacitance of the secondary side capacitor C 2 is obtained in Section 2. Section 3 analyzes the process of charge and discharge of the parasitic capacitor of the MOSFET in a switching period, then the influence of the dead-time on the soft-switching is discussed. In the case of fixed secondary series compensation capacitor C 2 , the optimization method of the dead-time is proposed in Section 4. Experimental results verify the feasibility and correctness of the proposed method in Section 5. Finally, Section 6 concludes this paper.
Analysis of Double-Sided LCC Resonant Compensation Network Equivalent Characteristic
The configuration of the double-sided LCC resonant WPT system is shown in Figure 1 . The inverter consists of four MOSFETs (S 1~S4 ) and parasitic capacitors (C s1~Cs4 ), parasitic antiparallel diodes (D 1~D4 ). L 1 and L 2 are the self-inductances of the transmitting and receiving coils, respectively. L p , C p , and C 1 are the primary side compensation inductor and capacitors. Ls, Cs, and C 2 are the secondary side compensation components, the secondary side is symmetrical to the primary side. M is the coefficient inductance of the two main coils. The rectifier consists of fast recovery diodes (D 5~D8 ), a filtering capacitor C o , and a filtering inductor L o .
Energies 2017, 10, 1772 2 of 9 on until another pair of MOSFETs are completely switched off, which means there should be dead-time between the drive signals. Therefore, to improve the efficiency of the WPT system, it is necessary to adopt an optimal dead-time. Most previous work on the dead-time focused on the buck or boost circuit [9] , all of which are required to sample the load current or voltage, increasing the complexity of control. Other work [10] has analyzed the relation between the optimal dead-time and turn-off related switching parameter, but it did not focus on the resonant compensation network. In [8] , the double-sided LCC resonant compensation network and its tuning method was proposed, which realizes unity power factor at both the input and output. Moreover, tuning the secondary series capacitor C2 provides the zero-voltage switching (ZVS) condition for the MOSFET of the inverter, however, the paper did not propose a specific dead-time design method. Therefore, in this paper, a dead-time design method is proposed, by tuning the secondary series capacitor C2 to ensure the circuit is inductive. Considering the parasitic capacitor of the MOSFET, it is crucial to adopt the optimal dead-time to improve the power and efficiency of the WPT system. An inappropriate dead-time will lead to damage of MOSFETs.
In this paper, the dead-time optimization method of ZVS is studied in the double-sided LCC resonant compensation network. The mathematical equivalent model of the double-sided LCC resonant compensation network is established, and the relation between the equivalent impedance phase of the primary side and the incremental capacitance of the secondary side capacitor C2 is obtained in Section 2. Section 3 analyzes the process of charge and discharge of the parasitic capacitor of the MOSFET in a switching period, then the influence of the dead-time on the soft-switching is discussed. In the case of fixed secondary series compensation capacitor C2, the optimization method of the dead-time is proposed in Section 4. Experimental results verify the feasibility and correctness of the proposed method in Section 5. Finally, Section 6 concludes this paper.
The configuration of the double-sided LCC resonant WPT system is shown in Figure 1 . The inverter consists of four MOSFETs (S1~S4) and parasitic capacitors (Cs1~Cs4), parasitic antiparallel diodes (D1~D4). L1 and L2 are the self-inductances of the transmitting and receiving coils, respectively. Lp, Cp, and C1 are the primary side compensation inductor and capacitors. Ls, Cs, and C2 are the secondary side compensation components, the secondary side is symmetrical to the primary side. M is the coefficient inductance of the two main coils. The rectifier consists of fast recovery diodes (D5~D8), a filtering capacitor Co, and a filtering inductor Lo. For the convenience of analysis, the parasitic resistance of the capacitors, inductors, and coils are ignored. The primary and secondary resonant compensation equivalent network is shown in Figure 2 [11] . Where and rectifier. According to [8] , the receiving terminal can realize the unity power factor, thus, the For the convenience of analysis, the parasitic resistance of the capacitors, inductors, and coils are ignored. The primary and secondary resonant compensation equivalent network is shown in [11] . Where U e = 2 √ 2 π U o . Where RL represents the equivalent impedance of the battery and rectifier. According to [8] , the receiving terminal can realize the unity power factor, thus, the equivalent impedance can be represented as a pure resistance, defined as
, P out is the output power of the WPT system. The equivalent impedance of the secondary side circuit is
where 0  is the resonant frequency. The equivalent impedance of secondary side Zr was reflected to the primary side by the mutual inductance M of the coils, Zr is defined as
Therefore, the equivalent impedance of the primary side is defined as
According to [5] , the parameters of double-sided LCC resonant compensation network are designed by the following equations 
Substitute (2) and (4) into (1) and (3), the equivalent impedance of the equivalent double-sided LCC compensation network is given by
It is a pure resistant load. In this case, the inverter output voltage is in phase with the output current, and unity power factor achieves, but it is not a suitable condition for MOSFETs to achieve The equivalent impedance of the secondary side circuit is
where ω 0 is the resonant frequency. The equivalent impedance of secondary side Z r was reflected to the primary side by the mutual inductance M of the coils, Z r is defined as
According to [5] , the parameters of double-sided LCC resonant compensation network are designed by the following equations
It is a pure resistant load. In this case, the inverter output voltage is in phase with the output current, and unity power factor achieves, but it is not a suitable condition for MOSFETs to achieve ZVS. According to [8] , by tuning the secondary series capacitor C 2 , making the circuit be inductive and thus providing conditions for the MOSFET to achieve ZVS. After tuning the C 2 , the equivalent impedance of the primary side circuit is
As is known, the ZVS condition mainly depends on the variation of load resistance and mutual inductance, in this paper, by using the equivalent resistance Z in , which relates to the load resistance R L and mutual inductance M, as (5) and (6) shown above. It is a simple method to integrate various conditions into one variable.
Time Domain Analysis of the Double-Sided LCC Compensation Network

Time Domain Analysis of Switching Mode
To facilitate the analysis, the following assumptions are made [12] :
All the MOSFETs and diodes are ideal; 2.
All the capacitors, inductors and coils are ideal; 3.
C s1 = C s2 = C s3 = C s4 = C oss , where C oss is the output capacitor of the MOSFET;
Considering the dead-time, the main operating waveform is shown in Figure 3 .
Energies 2017, 10, 1772 4 of 9 ZVS. According to [8] , by tuning the secondary series capacitor C2, making the circuit be inductive and thus providing conditions for the MOSFET to achieve ZVS. After tuning the C2, the equivalent impedance of the primary side circuit is
where ΔC2 is the incremental value,
As is known, the ZVS condition mainly depends on the variation of load resistance and mutual inductance, in this paper, by using the equivalent resistance Zin, which relates to the load resistance RL and mutual inductance M, as (5) and (6) shown above. It is a simple method to integrate various conditions into one variable.
Time Domain Analysis of the Double-Sided LCC Compensation Network
Time Domain Analysis of Switching Mode
1. All the MOSFETs and diodes are ideal; 2. All the capacitors, inductors and coils are ideal; 3. Cs1 = Cs2= Cs3 = Cs4 = Coss, where Coss is the output capacitor of the MOSFET;
Considering the dead-time, the main operating waveform is shown in Figure 3 . A switching cycle can be divided into four stages. The first half switching cycle is analyzed. Mode 1 (t0, t1): before the S1 and S4 are turned on, the inverter output current iLp is freewheeling through D1 and D4, Cs1 and Cs4 has been discharged to zero voltage. At the moment t1, S1, and S4 achieve zero voltage turn-on. UAB = Uin at this time.
Mode 2 (t1, t2): at t1, both the S1 and S4 are turned off, the inverter output current iLp (the instantaneous current when MOSFET turned off is called cut-off current) is charging the capacitor Cs1 and Cs4 to voltage Uin, while capacitors Cs2 and Cs3 are discharged to zero voltage.
The mode 3 and mode 4 are similar to mode 1 and mode 2, respectively. By tuning the capacitor C2 and dead-time optimization, the turn-off current can be minimized and reduce the MOSFET turn-off loss.
The Influence of Dead-Time on Soft-Switching
From the above analysis, the inverter output current charges and discharges the parasitic capacitors of the MOSFET during the dead-time. If the dead-time is set inappropriately, it will lead to a lower transmitting power and efficiency. Therefore, the dead-time setting is crucial for MOSFET to achieve ZVS. A switching cycle can be divided into four stages. The first half switching cycle is analyzed. Mode 1 (t 0 , t 1 ): before the S 1 and S 4 are turned on, the inverter output current i Lp is freewheeling through D 1 and D 4 , C s1 and C s4 has been discharged to zero voltage. At the moment t 1 , S 1 , and S 4 achieve zero voltage turn-on. U AB = U in at this time.
Mode 2 (t 1 , t 2 ): at t 1 , both the S 1 and S 4 are turned off, the inverter output current i Lp (the instantaneous current when MOSFET turned off is called cut-off current) is charging the capacitor C s1 and C s4 to voltage U in , while capacitors C s2 and C s3 are discharged to zero voltage.
The mode 3 and mode 4 are similar to mode 1 and mode 2, respectively. By tuning the capacitor C 2 and dead-time optimization, the turn-off current can be minimized and reduce the MOSFET turn-off loss.
From the above analysis, the inverter output current charges and discharges the parasitic capacitors of the MOSFET during the dead-time. If the dead-time is set inappropriately, it will lead to a lower transmitting power and efficiency. Therefore, the dead-time setting is crucial for MOSFET to achieve ZVS. Take the left arm of the inverter as an example, if the dead-time is set too short, the S 1 will be turned on before the parasitic capacitor completely discharged, at the moment S 1 is turned on, the parasitic capacitor short-circuits and produces an impulse current on the MOSFET, if the impulse current is larger than the pulsed drain current of the MOSFET, the MOSFET will break down.
If the dead-time is set too long, when the parasitic capacitor C 1 has been discharged completely, while the S 1 do not be turned on, C 1 is involved in the circuit resonant, and to be charged again, making S 1 fail to achieve ZVS. It is found that there is a positive current on the S 1 before the S 1 is switched on, which will also produce an impulse current on the S 1 .
Optimization Method of Dead-Time of Inverter MOSFET
According to the above analysis, to ensure MOSFETs achieve ZVS and reduce the switching loss, on the one hand, the dead-time should be large enough to charge or discharge both the MOSFET's and PCB's parasitic capacitor, on the other hand, it is required that the inverter current be close to zero at the switching point, which means the dead-time should smaller than the diode freewheeling time. Therefore, the dead-time is required to meet with the expression
where t c is the time of charging and discharging the parasitic capacitors, t off is the turn-off time of MOSFET, and t d is the diode freewheeling time.
Calculation of Parasitic Capacitor Charging Time
Since the time for charging and discharging the parasitic capacitor is relatively short compared to a switching period, the turn-off current I off can be approximately regarded as constant. According to [13] , the time of parasitic capacitor charging and discharging is defined as
where C stray is the parasitic capacitor of PCB. Considering the high order harmonics of the square voltage [14] , the inverter first order output current is defined as
where θ 1st is the phase angle of the first order input impedance. At the moment MOSFET is turned off, t = π, the first order turn-off current is
Similarly, the high order turn-off current is given by
Therefore, the total turn-off current can be given by 
Calculation of Diode Freewheeling Time
From the above analysis, at the end of the diode freewheeling, another pair MOSFETs should be turned on, which means when the equivalent inductor of the circuit was completely discharged, the inverter current should be zero [15] . In fact, by using MATLAB, according to (7) , all the high order current lags behind the inverter output voltage U AB by about 90 • . Figure 4 shows the effect of the high order harmonic current on the inverter current.
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From the above analysis, at the end of the diode freewheeling, another pair MOSFETs should be turned on, which means when the equivalent inductor of the circuit was completely discharged, the inverter current should be zero [15] . In fact, by using MATLAB, according to (7) , all the high order current lags behind the inverter output voltage UAB by about 90°. Figure 4 shows the effect of the high order harmonic current on the inverter current. From Figure 4 , it is found that the zero-crossing point of the inverter current is mainly decided by the third harmonic current. Thus, the dead-time roughly meets with the following expression 
where f is the inverter switching frequency and θ3rd is the phase angle of the third order input impedance.
Experiment Results
In order to validate the optimization method of dead time of switching devices in double-sided LCC resonant WPT system, a prototype is established, the experimental platform is shown in Figure 5 .
The input voltage Uin = 100 V, output voltage Uo = 48 V, resonant frequency f = 95 kHz, the transfer gap h = 150 mm. The parameter of the double-sided LCC resonant WPT system are listed in Table 1 . From Figure 4 , it is found that the zero-crossing point of the inverter current is mainly decided by the third harmonic current. Thus, the dead-time roughly meets with the following expression
So the diode freewheeling time is given by
where f is the inverter switching frequency and θ 3rd is the phase angle of the third order input impedance.
The input voltage U in = 100 V, output voltage U o = 48 V, resonant frequency f = 95 kHz, the transfer gap h = 150 mm. The parameter of the double-sided LCC resonant WPT system are listed in Table 1 . By increasing the capacity of C2, the WPT system circuit is inductive, the specific capacity of C2 can be set according to practical application, for convenience, in this paper we set ΔC2 = 1 nF.
In this work, Infineon IPW60R070C6 CoolMOS MOSFET is chosen as the inverter switches, its turn-off time is 88 ns, output capacitor Coss = 215 pF. From the above analysis and parameters, it can be calculated that the dead-time should meet with the expression:
Considering the increase of MOSFET temperature, which may lead to the increase of MOSFET turn-on and turn-off time, the optimal dead-time is set 500 ns. Figure 6 shows the voltage and current of MOSFET when tDT = 500 ns, tDT = 1.2 us, respectively. By increasing the capacity of C 2 , the WPT system circuit is inductive, the specific capacity of C 2 can be set according to practical application, for convenience, in this paper we set ∆C 2 = 1 nF.
In this work, Infineon IPW60R070C6 CoolMOS MOSFET is chosen as the inverter switches, its turn-off time is 88 ns, output capacitor C oss = 215 pF. From the above analysis and parameters, it can be calculated that the dead-time should meet with the expression: 325 ns < t DT < 875 ns (14) Considering the increase of MOSFET temperature, which may lead to the increase of MOSFET turn-on and turn-off time, the optimal dead-time is set 500 ns. Figure 6 shows the voltage and current of MOSFET when t DT = 500 ns, t DT = 1.2 us, respectively. be calculated that the dead-time should meet with the expression:
Considering the increase of MOSFET temperature, which may lead to the increase of MOSFET turn-on and turn-off time, the optimal dead-time is set 500 ns. Figure 6 shows the voltage and current of MOSFET when tDT = 500 ns, tDT = 1.2 us, respectively. From Figure 6a , before MOSFET turned on, there is negative current on the MOSFET because of the diode freewheeling, when the drive voltage U GS go rise to 90%, the MOSFET has forward current (I D ) and the MOSFET achieve zero voltage switch on. From Figure 6b , because of the long dead-time, before the MOSFET is turned on, there is positive current on the MOSFET, even after the MOSFET is turned off, the voltage of the switch drops sharply to zero. Figure 7 shows the voltage and current of inverter when t DT = 500 ns, t DT = 1.2 us, respectively.
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From Figure 6a , before MOSFET turned on, there is negative current on the MOSFET because of the diode freewheeling, when the drive voltage UGS go rise to 90%, the MOSFET has forward current (ID) and the MOSFET achieve zero voltage switch on. From Figure 6b , because of the long dead-time, before the MOSFET is turned on, there is positive current on the MOSFET, even after the MOSFET is turned off, the voltage of the switch drops sharply to zero. Figure 7 shows the voltage and current of inverter when tDT = 500 ns, tDT = 1.2 us, respectively. From Figure 7b , if the dead-time is too large, there is high frequency oscillation of the inverter. From the experimental results, a dead-time setting that is too short or too long will lead to distortion output voltage and current of the inverter, causing a lower efficiency and transmitting power of the WPT system.
It is known that the longer the dead time, the less effective value of the inverter voltage. When the input power is about 100 W, in Figure 8 , the conduction loss of both the dead-time situations is about 0.02 W, much less than the switching loss. It also shows that the turning on/off loss is much smaller if the proper dead time is chosen. By selecting the optimal dead time, the MOSFETs can achieve ZVS and eliminate voltage and current distortion, promoting transmitting efficiency. 
Switching Loss Comparison
Loss(W) From Figure 7b , if the dead-time is too large, there is high frequency oscillation of the inverter. From the experimental results, a dead-time setting that is too short or too long will lead to distortion output voltage and current of the inverter, causing a lower efficiency and transmitting power of the WPT system.
It is known that the longer the dead time, the less effective value of the inverter voltage. When the input power is about 100 W, in Figure 8 , the conduction loss of both the dead-time situations is about 0.02 W, much less than the switching loss. It also shows that the turning on/off loss is much smaller if the proper dead time is chosen. By selecting the optimal dead time, the MOSFETs can achieve ZVS and eliminate voltage and current distortion, promoting transmitting efficiency.
WPT system.
Conclusions
In this paper, the problem of soft-switching of the MOSFET in the double-sided LCC resonant WPT system is studied and analyzed. Based on the theoretical calculation of the equivalent impedance, the condition of MOSFET to achieve ZVS is verified. By analyzing the time-domain model of a switching period, the influence of dead-time on MOSFET is studied. Finally, an optimization of switching device dead-time of double-sided LCC WPT system is proposed. The feasibility of this method is verified by experiment results. 
In this paper, the problem of soft-switching of the MOSFET in the double-sided LCC resonant WPT system is studied and analyzed. Based on the theoretical calculation of the equivalent impedance, the condition of MOSFET to achieve ZVS is verified. By analyzing the time-domain model of a switching period, the influence of dead-time on MOSFET is studied. Finally, an optimization of switching device dead-time of double-sided LCC WPT system is proposed. The feasibility of this method is verified by experiment results.
